:Search:

Udemy Basics and Beyond STA Static Timing Analysis

Torrent:
Info Hash: E835F3FA6EC5524FF4B857974A10BF20615D7747
Similar Posts:
Uploader: freecoursewb
Source: 1 Logo 1337x
Type: Tutorials
Language: English
Category: Other
Size: 2.5 GB
Added: Oct. 23, 2025, 5:53 p.m.
Peers: Seeders: 2, Leechers: 4 (Last updated: 5 months, 3 weeks ago)
Tracker Data:
Tracker Seeders Leechers Completed
udp://open.stealth.si:80/announce 0 0 0
udp://exodus.desync.com:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.cyberia.is:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.opentrackr.org:1337/announce 1 2 0
udp://tracker.torrent.eu.org:451/announce 0 0 0
udp://explodie.org:6969/announce 1 2 0
udp://tracker.birkenwald.de:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.moeking.me:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://ipv4.tracker.harry.lu:80/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.rarbg.torrentbay.st:6969/announce (Failed to scrape UDP tracker) 0 0 0
Files:
  1. Get Bonus Downloads Here.url 180 bytes
  2. 1 - Introduction - Why Timing Rules Silicon.en_US.vtt 2.8 KB
  3. 1 - Introduction - Why Timing Rules Silicon.mp4 12.6 MB
  4. 2 - Design Flow & Where STA Fits (ASICFPGA).en_US.vtt 12.8 KB
  5. 2 - Design Flow & Where STA Fits (ASICFPGA).mp4 54.8 MB
  6. 3 - What is STA (vs. DTA).en_US.vtt 11.7 KB
  7. 3 - What is STA (vs. DTA).mp4 54.0 MB
  8. 1 - CMOS Logic & Standard Cells in a Timing Context.en_US.vtt 21.8 KB
  9. 1 - CMOS Logic & Standard Cells in a Timing Context.mp4 72.4 MB
  10. 2 - Clock Period, Clock Latency, Duty Cycle and Clock Types.en_US.vtt 21.6 KB
  11. 2 - Clock Period, Clock Latency, Duty Cycle and Clock Types.mp4 77.5 MB
  12. 3 - Propagation Delay, Slew, Skew - Effects & Trade-offs.mp4 46.1 MB
  13. 4 - Arrival Time (AT), Required Time (RT), and Slack Basics.mp4 40.6 MB
  14. 5 - Introduction of Setup and Hold Times.mp4 115.1 MB
  15. 6 - Timing Arcs & Unateness; Path Delay; MinMax Paths.mp4 58.9 MB
  16. 7 - Clock Domains & Operating Conditions (PVT), Jitter, Uncertainty.mp4 96.2 MB
  17. 1 - End-to-End Path Delay and Path Types.mp4 32.5 MB
  18. 2 - Setup Slack Calculation.mp4 73.5 MB
  19. 3 - Hold Slack Calculation.mp4 47.4 MB
  20. 4 - Setup and Hold Worked Examples (paths in2reg, reg2reg, reg2out) and Fixes.mp4 136.1 MB
  21. 1 - Time Borrowing in Latch-Based Designs.mp4 25.9 MB
  22. 2 - Multicycle, Half-Cycle Paths & False Paths.mp4 61.9 MB
  23. 3 - Critical Path & Metastability - Mean Time Between Failures (MTBF).mp4 44.6 MB
  24. 4 - Minimum Pulse Width Checks - Clock Quality in STA.mp4 73.7 MB
  25. 5 - Recovery & Removal Checks - Asynchronous Resets in STA.mp4 45.6 MB
  26. 6 - Clock Gating and Integrated Clock Gating (ICG) - Checks in STA.mp4 62.1 MB
  27. 1 - Inputs and Outputs of STA.mp4 256.4 MB
  28. 2 - Non-Linear Delay, CCS and ECSM models.mp4 82.5 MB
  29. 3 - Power in Libraries Active, Internal, Leakage.mp4 61.4 MB
  30. 1 - Interconnect Delay Models & Pre Layout and Post Layout Parasitics in STA.mp4 83.1 MB
  31. 2 - Extracted Parasitics & SPEF (what’s in it, how tools use it).mp4 110.5 MB
  32. 3 - Signal Integrity in STA Crosstalk Glitches.mp4 42.0 MB
  33. 1 - OCV, AOCV, POCV, SOCV, LVF and Derates in Timing Analysis.mp4 164.5 MB
  34. 2 - CPPR (Common Path Pessimism Removal) and Its Impact.mp4 55.9 MB
  35. 3 - Useful Skew Clock Push Clock Pull & Closure Tricks.mp4 39.8 MB
  36. 4 - Graph Based Analysis (GBA) and Path Based Analysis (PBA) in STA Engine.mp4 88.0 MB
  37. 1 - Building the STA Environment SDC Clocks, IO Constraints, Virtual Clocks.mp4 75.8 MB
  38. 2 - WNS & TNS; Reading the Timing Reports Across Tools (PrimeTime, Tempus, etc).mp4 189.6 MB
  39. 1 - STA Recap, Common Pitfalls & Industry Relevance.mp4 38.9 MB
  40. Bonus Resources.txt 70 bytes

Discussion