:Search:

Udemy FPGA Field Programmable Gate Array Design and Implementation

Torrent:
Info Hash: 0CC8597E7220C00293D56C10ACBCA2591E63E004
Similar Posts:
Uploader: freecoursewb
Source: 1 Logo 1337x
Downloads: 95
Type: Tutorials
Images:
Udemy FPGA Field Programmable Gate Array Design and Implementation
Language: English
Category: Other
Size: 4.0 GB
Added: Oct. 24, 2023, 3:28 a.m.
Peers: Seeders: 8, Leechers: 0 (Last updated: 10 months, 3 weeks ago)
Tracker Data:
Tracker Seeders Leechers Completed
udp://tracker.opentrackr.org:1337/announce 2 0 37
udp://tracker.openbittorrent.com:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.internetwarriors.net:1337/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.leechers-paradise.org:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.coppersurfer.tk:6969/announce (Failed to scrape UDP tracker) 0 0 0
udp://exodus.desync.com:6969/announce 3 0 3
udp://tracker.rarbg.torrentbay.st:6969/announce 0 0 0
udp://tracker.tiny-vps.com:6969/announce 1 0 0
udp://open.demonii.si:1337/announce (Failed to scrape UDP tracker) 0 0 0
udp://tracker.torrent.eu.org:451/announce 2 0 55
Files:
  1. Get Bonus Downloads Here.url 182 bytes
  2. 001 1-Introduction-to-FPGA.pdf 2.3 MB
  3. 001 Introduction to FPGA (Field Programmable Gate Arrays).mp4 183.2 MB
  4. 001 2-FPGA-Testing.pdf 1.1 MB
  5. 001 FPGA Testing.mp4 93.5 MB
  6. 001 3-FPGA-Design-Flows-Design-Tools.pdf 882.7 KB
  7. 001 FPGA Design Flows & Design Tools.mp4 272.6 MB
  8. 001 4-FPGA-Design-using-Verilog-Introduction.pdf 1.6 MB
  9. 001 Introduction to FPGA Design using Verilog.mp4 110.1 MB
  10. 002 5-FPGA-Design-using-Verilog-Verilog-overview.pdf 558.1 KB
  11. 002 Verilog overview.mp4 106.2 MB
  12. 003 6-FPGA-Design-using-Verilog-Data-Types.pdf 420.9 KB
  13. 003 Data Types.mp4 92.8 MB
  14. 004 7-FPGA-Design-using-Verilog-Procedural-Assignments.pdf 519.8 KB
  15. 004 Procedural Assignments.mp4 114.1 MB
  16. 005 8-FPGA-Design-using-Verilog-VHDL-Design-using-Verilog.pdf 1.1 MB
  17. 005 VHDL Design using Verilog.mp4 96.7 MB
  18. 006 9-FPGA-Design-using-Verilog-Visual-Verification-of-Designs.pdf 680.9 KB
  19. 006 Visual Verification of Designs.mp4 158.0 MB
  20. 007 10-FPGA-Design-using-Verilog-Finite-State-Machines-part-1.pdf 901.6 KB
  21. 007 Finite State Machines - part 1.mp4 126.2 MB
  22. 008 11-FPGA-Design-using-Verilog-Finite-State-Machines-part-2.pdf 740.1 KB
  23. 008 Finite State Machines - part 2.mp4 146.0 MB
  24. 009 12-FPGA-Design-using-Verilog-Design-Examples.pdf 910.5 KB
  25. 009 Design Examples.mp4 216.1 MB
  26. 010 13-FPGA-Design-using-Verilog-Test-Benches.pdf 900.1 KB
  27. 010 Test Benches.mp4 97.7 MB
  28. 011 14-FPGA-Design-using-Verilog-SystemVerilog-for-Synthesis.pdf 347.5 KB
  29. 011 SystemVerilog for Synthesis.mp4 95.4 MB
  30. 012 15-FPGA-Design-using-Verilog-Packages-Interfaces.pdf 314.3 KB
  31. 012 Packages & Interfaces.mp4 40.2 MB
  32. 001 16-Simulate-and-implement-SOPC-Design.pdf 1.8 MB
  33. 001 Simulate and Implement SOPC Design.mp4 188.9 MB
  34. 001 17-Reading-Data-from-Peripherals.pdf 469.7 KB
  35. 001 Reading Data from Peripherals.mp4 50.6 MB
  36. 001 18-UART-SDRAM-Python.pdf 2.2 MB
  37. 001 UART SDRAM Python.mp4 126.4 MB
  38. 001 19-Script-execution-in-Quartus-and-ModelSim-NIOS.pdf 1016.4 KB
  39. 001 Script execution in Quartus and ModelSim NIOS.mp4 96.7 MB
  40. 001 20-Image-Processing-using-FPGA.pdf 2.0 MB
  41. 001 Image Processing using FPGA.mp4 171.3 MB
  42. 001 21-Challenges-in-using-FPAA-FPGA-in-Mixed-Signal-Technology.pdf 673.2 KB
  43. 001 Challenges in using FPAA FPGA in Mixed Signal Technology.mp4 27.3 MB
  44. 001 22-Protoflex.pdf 2.4 MB
  45. 001 Protoflex.mp4 117.9 MB
  46. 001 23-Reconfigurable-Hardware.pdf 3.0 MB
  47. 001 Reconfigurable Hardware.mp4 200.2 MB
  48. 001 24-Wordcount-using-MapReduce-for-FPGA.pdf 1.2 MB
  49. 001 Wordcount using MapReduce for FPGA.mp4 104.5 MB
  50. 001 25-FPGA-implementation-of-DSP-Circuits.pdf 963.4 KB
  51. 001 FPGA implementation of DSP Circuits.mp4 142.7 MB
  52. 001 26-Reversible-Logic-Circuits.pdf 3.7 MB
  53. 001 Reversible Logic Circuits.mp4 136.8 MB
  54. 001 27-FPGA-implementation-of-Divider-in-Finite-Field.pdf 642.1 KB
  55. 001 FPGA implementation of Divider in Finite Field.mp4 53.1 MB
  56. 001 28-Principles-of-PLI.pdf 391.1 KB
  57. 001 Principles of PLI.mp4 69.3 MB
  58. 001 29-Spartan-FPGA-implementation.pdf 942.6 KB
  59. 001 Spartan FPGA implementation.mp4 62.1 MB
  60. 001 30-Programmable-Chips-and-Boards.pdf 2.5 MB
  61. 001 Programmable Chips and Boards.mp4 156.1 MB
  62. 001 31-Memristive-FPGA.pdf 3.1 MB
  63. 001 Memristive FPGA.mp4 205.6 MB
  64. 001 32-Mentor-Graphics-Tools-Guidelines.pdf 1.1 MB
  65. 001 Mentor Graphics Tools & Guidelines.mp4 175.8 MB
  66. Bonus Resources.txt 386 bytes

Discussion